library verilog;
use verilog.vl_types.all;
entity uart_baud_generate_tb is
end uart_baud_generate_tb;
